

A Simple Nios® V Implementation on MAX® 10-10M08 Evaluation Kit

By Sean D. Liming and John R. Malin
Annabooks, LLC. – www.annabooks.com

December 2025

The first few articles in the FPGA series covered different Nios® II projects on the MAX 10. Nios II has been around for a long time. With the release of RISC V, Intel developed the Nios V 32-bit soft processor core based on RISC V ISA (RISC V 32I) to replace Nios II moving forward. Nios V was first introduced to the higher-end of the Intel FPGA family. Now that Nios V has been made available in the Quartus Prime Standard and Lite editions, Nios V projects can be built on the Max 10, Cyclone V, Cyclone 10LP, and Cyclone IV. This hands-on article will walk through the creation of a basic Nios V design, and we will explore some tool features along the way.

Please, see the article [Altera™ Quartus® Prime Lite v25.1 and Nios® V Install Instructions](#) on Annabooks.com for information on how to install the Quartus software needed for this hands-on exercise.

The Project Requirements:

- Quartus Prime Lite Edition V25.1, Ashling RiscFree™ IDE, and Nios® V license are already installed.
- Intel® MAX® 10 - 10M08 Evaluation Kit and the schematic for the evaluation board are required. The schematic PDF file can be downloaded from the Intel FPGA website.
- FPGA Programming cable – USB Blaster II or EthernetBlaster II. The Intel® MAX® 10 - 10M08 Evaluation Kit doesn't have a built-in USB Blaster II onboard.

Note: There are equivalent MAX 10 development and evaluation boards available. These boards can also be used as the target, but you will have to adjust for the available features on the board. Please, make sure that you have the board's schematic files as these will be needed to identify pins.

Note: As of this writing, Altera is still migrating information and licensing details from Intel. You will see a mix of both company names until the transfer is complete.

The Nios V workflow is different than the Nios II projects.

- The first step is still the same: creating the hardware design in Quartus Prime and Platform Builder.
- The second step is to use the Nios V command line to create the BSP and the cmake project.
- The final step is to write and debug the application with RiscFree IDE.


1.1 Part 1: Basic Nios V Design

For the FPGA design, we will have a Nios V/m processor IP block, along with an onboard RAM IP Block, and a JTAG UART IP Block. The application will simply send messages out the JTAG interface to a console application.

1.1.1 Create the Project

The first step is to create a design project.


1. Open Quartus.
2. Click on the New Project Wizard.



3. Select or create a project directory \NIOSV_Example (**Do not use the Quartus installation directory**) and name the project: "NIOSVCPU". Click Next.

Note: By default, the root directory is the Quartus installation directory. Make sure the root project directory is a separate path from the Quartus installation files. Also, there can be no spaces in the name of the folders or projects.

4. Project Type: Empty project, click Next.
5. Add File: no files to add, click Next.
6. Family, Device & Board Settings: click the Board tab and select: MAX 10 FPGA 10M08 Evaluation Kit. Click Next.




7. EDA Tools: click Next.
8. Summary: click Finish

1.1.2 Create the Design Step 1: Platform Designer


Quartus supports many design types to create an FPGA design. The Platform Designer tool will be used for this hands-on exercise. Platform Builder makes it easy to add already-built IP blocks and interconnect them.




1. From the menu, select Tools->Platform Designer, or the Platform Designer icon from the toolbar. The Platform Designer tool is launched. By default, a clock (clk_0) is added to the design. Platform Designer makes it easy to add IP blocks and make interconnections between the blocks.
2. The top left pane contains the IP Catalog with all the available IP blocks that come with Quartus Prime. In the search box, type nios.




3. Expand the Processors and Peripherals and the Embedded Processors branches. Under Embedded Processors double-click on the Nios V/m Processor Intel FPGA IP.
4. This will open the Nios V/m Configuration page. We will keep the defaults for now. Click Finish.



5. Now let's add the RAM IP block. In the IP Catalog enter RAM in the search box.
6. Double-click on On-chip Memory (RAM or ROM) in the Intel FPGA IP.




7. The configuration page will appear. Change the Total memory size to 32000. More memory is require to run Nios V applications.




Intel Max 10 Part Number	Logic Elements	Maximum Embedded Memory	Maximum User I/O Count
10M02	2000	108 Kbits	246
10M04	4000	189 Kbits	246
10M08	8000	378 Kbits	250
10M16	16000	549 Kbits	320
10M25	25000	675 Kbits	360
10M40	40000	1.26 Mbits	500
10M50	50000	1.638 Mbits	500


8. Uncheck the box for "Initialize memory content", and click Finish.



9. In the IP Catalog search, enter uart.
10. Double-click on the JTAG UART Intel FPGA IP.



11. A configuration page will appear. There are no changes to be made. Click Finish.
12. In the IP Catalog search, enter the system ID.
13. Double-click on the System ID Peripheral Intel FPGA IP.



14. A configuration page will appear. There are no changes to be made. Click Finish.

The screenshot shows the 'System Contents' window with a table of system components. The table has columns for 'Use', 'Connections', 'Name', 'Description', 'Export', 'Clock', and 'Base'. The 'sysid_qsys_0' component is highlighted in blue.

Use	Connections	Name	Description	Export	Clock	Base
<input checked="" type="checkbox"/>		clk_0	Clock Source			
		clk_in	Clock Input	clk	exported	
		clk_in_reset	Reset Input	reset		
		clk	Clock Output	Double-click to export	clk_0	
		clk_reset	Reset Output	Double-click to export		
<input checked="" type="checkbox"/>		intel_niosv_m_0	Nios V/m Processor Intel FPGA IP			
		clk	Clock Input	Double-click to export	unconnected	
		reset	Reset Input	Double-click to export	[clk]	
		platform_irq_rx	Interrupt Receiver	Double-click to export	[clk]	
		instruction_manager	AXI4 Master	Double-click to export	[clk]	
		data_manager	AXI4 Master	Double-click to export	[clk]	
		timer_sw_agent	Avalon Memory Mapped Slave	Double-click to export	[clk]	0x0001
		dm_agent	Avalon Memory Mapped Slave	Double-click to export	[clk]	0x0000
<input checked="" type="checkbox"/>		onchip_memory2_0	On-Chip Memory (RAM or ROM) Intel ...			
		clk1	Clock Input	Double-click to export	unconnected	
		s1	Avalon Memory Mapped Slave	Double-click to export	[clk1]	
		reset1	Reset Input	Double-click to export	[clk1]	
<input checked="" type="checkbox"/>		jtag_uart_0	JTAG UART Intel FPGA IP			
		clk	Clock Input	Double-click to export	unconnected	
		reset	Reset Input	Double-click to export	[clk]	
		avalon_jtag_slave	Avalon Memory Mapped Slave	Double-click to export	[clk]	
		irq	Interrupt Sender	Double-click to export	[clk]	
<input checked="" type="checkbox"/>		sysid_qsys_0	System ID Peripheral Intel FPGA IP			
		clk	Clock Input	Double-click to export	unconnected	
		reset	Reset Input	Double-click to export	[clk]	
		control_slave	Avalon Memory Mapped Slave	Double-click to export	[clk]	

15. Now, we need to wire the IP blocks together. First, wire all the clk lines together by clicking on the dots for all four IP blocks.

The screenshot shows the 'System Contents' window in Quartus II. The 'Connections' tab is active, displaying a tree view of IP blocks and their internal components. On the left, a graphical connection diagram shows lines connecting the 'clk' ports of four IP blocks: 'clk_0', 'intel_niosv_m_0', 'onchip_memory2_0', and 'sysid_qsys_0'. The 'clk_0' block is expanded to show its internal ports: 'clk_in', 'clk_in_reset', 'clk', and 'clk_reset'. The 'intel_niosv_m_0' block is expanded to show 'clk', 'reset', 'platform_irq_rx', 'instruction_manager', 'data_manager', 'timer_sw_agent', and 'dm_agent'. The 'onchip_memory2_0' block is expanded to show 'clk1', 's1', and 'reset1'. The 'jtag_uart_0' block is expanded to show 'clk', 'reset', 'avalon_jtag_slave', and 'irq'. The 'sysid_qsys_0' block is expanded to show 'clk', 'reset', and 'control_slave'. The table below provides a detailed view of these components.

Use	Connections	Name	Description	Export	Clock	Base
<input checked="" type="checkbox"/>		clk_0	Clock Source			
		clk_in	Clock Input	clk	exported	
		clk_in_reset	Reset Input	reset		
		clk	Clock Output	Double-click to export	clk_0	
		clk_reset	Reset Output	Double-click to export		
<input checked="" type="checkbox"/>		intel_niosv_m_0	Nios V/m Processor Intel FPGA IP			
		clk	Clock Input	Double-click to export	clk_0	
		reset	Reset Input	Double-click to export	[clk]	
		platform_irq_rx	Interrupt Receiver	Double-click to export	[clk]	
		instruction_manager	AXI4 Master	Double-click to export	[clk]	
		data_manager	AXI4 Master	Double-click to export	[clk]	
		timer_sw_agent	Avalon Memory Mapped Slave	Double-click to export	[clk]	0x000
		dm_agent	Avalon Memory Mapped Slave	Double-click to export	[clk]	0x000
<input checked="" type="checkbox"/>		onchip_memory2_0	On-Chip Memory (RAM or ROM) Intel ...			
		clk1	Clock Input	Double-click to export	clk_0	
		s1	Avalon Memory Mapped Slave	Double-click to export	[clk1]	
		reset1	Reset Input	Double-click to export	[clk1]	
<input checked="" type="checkbox"/>		jtag_uart_0	JTAG UART Intel FPGA IP			
		clk	Clock Input	Double-click to export	clk_0	
		reset	Reset Input	Double-click to export	[clk]	
		avalon_jtag_slave	Avalon Memory Mapped Slave	Double-click to export	[clk]	
		irq	Interrupt Sender	Double-click to export	[clk]	
<input checked="" type="checkbox"/>		sysid_qsys_0	System ID Peripheral Intel FPGA IP			
		clk	Clock Input	Double-click to export	clk_0	
		reset	Reset Input	Double-click to export	[clk]	
		control_slave	Avalon Memory Mapped Slave	Double-click to export	[clk]	

16. Next, connect all the reset lines together by clicking on the dots for all four IP blocks.

Use	Connections	Name	Description	Export	Clock	Base
<input checked="" type="checkbox"/>		clk_0	Clock Source	clk	exported	
		clk_in	Clock Input	clk		
		clk_in_reset	Reset Input	reset		
		clk	Clock Output	clk		
		clk_reset	Reset Output	reset		
<input checked="" type="checkbox"/>		intel_niosv_m_0	Nios V/m Processor Intel FPGA IP			
		clk	Clock Input	clk	clk_0	
		reset	Reset Input	reset	[clk]	
		platform_irq_rx	Interrupt Receiver	irq	[clk]	
		instruction_manager	AXI4 Master	im	[clk]	
		data_manager	AXI4 Master	dm	[clk]	
		timer_sw_agent	Avalon Memory Mapped Slave	tsa	[clk]	0x
		dm_agent	Avalon Memory Mapped Slave	dma	[clk]	0x
<input checked="" type="checkbox"/>		onchip_memory2_0	On-Chip Memory (RAM or ROM) Intel ...			
		clk1	Clock Input	clk1	clk_0	
		s1	Avalon Memory Mapped Slave	s1	[clk1]	
		reset1	Reset Input	reset1	[clk1]	
<input checked="" type="checkbox"/>		jtag_uart_0	JTAG UART Intel FPGA IP			
		clk	Clock Input	clk	clk_0	
		reset	Reset Input	reset	[clk]	
		avalon_jtag_slave	Avalon Memory Mapped Slave	ajtag	[clk]	
		irq	Interrupt Sender	irq	[clk]	
<input checked="" type="checkbox"/>		sysid_qsys_0	System ID Peripheral Intel FPGA IP			
		clk	Clock Input	clk	clk_0	
		reset	Reset Input	reset	[clk]	
		control_slave	Avalon Memory Mapped Slave	cs	[clk]	


17. The memory lines have to be connected together. Connected the Introduction_manager and data_manager to all other items in the design.

Use	Connections	Name	Description	Export	Clock	Base
<input checked="" type="checkbox"/>		clk_0	Clock Source	clk	exported	
		clk_in	Clock Input	reset		
		clk_in_reset	Reset Input			
		clk	Clock Output	clk_0		
		clk_reset	Reset Output			
<input checked="" type="checkbox"/>		intel_niosv_m_0	Nios V/m Processor Intel FPGA IP			
		clk	Clock Input		clk_0	
		reset	Reset Input		[clk]	
		platform_irq_rx	Interrupt Receiver		[clk]	
		instruction_manager	AXI4 Master		[clk]	
		data_manager	AXI4 Master		[clk]	
		timer_sw_agent	Avalon Memory Mapped Slave		[clk]	0x000
		dm_agent	Avalon Memory Mapped Slave		[clk]	0x000
<input checked="" type="checkbox"/>		onchip_memory2_0	On-Chip Memory (RAM or ROM) Intel ...			
		clk1	Clock Input		clk_0	
		s1	Avalon Memory Mapped Slave		[clk1]	0x000
		reset1	Reset Input		[clk1]	
<input checked="" type="checkbox"/>		jtag_uart_0	JTAG UART Intel FPGA IP			
		clk	Clock Input		clk_0	
		reset	Reset Input		[clk]	
		avalon_jtag_slave	Avalon Memory Mapped Slave		[clk]	0x000
		irq	Interrupt Sender		[clk]	
<input checked="" type="checkbox"/>		sysid_qsys_0	System ID Peripheral Intel FPGA IP			
		clk	Clock Input		clk_0	
		reset	Reset Input		[clk]	
		control_slave	Avalon Memory Mapped Slave		[clk]	0x000


18. Finally, connect the jtag_uart irq line to the intel_niosv_m_0.
19. If you scroll to the right, the irq is given a default value.

Use	Connections	Name	Description	Export	Clock	Base	End	IRQ	Ta
<input checked="" type="checkbox"/>		clk_0	Clock Source	clk	exported				
		clk_in	Clock Input	reset					
		clk_in_reset	Reset Input						
		clk	Clock Output	clk_0					
		clk_reset	Reset Output						
<input checked="" type="checkbox"/>		intel_niosv_m_0	Nios V/m Processor Intel FPGA IP						
		clk	Clock Input		clk_0				
		reset	Reset Input		[clk]				
		platform_irq_rx	Interrupt Receiver		[clk]		IRQ 0	IRQ 15	
		instruction_manager	AXI4 Master		[clk]				
		data_manager	AXI4 Master		[clk]				
		timer_sw_agent	Avalon Memory Mapped Slave		[clk]	0x0001_0000	0x0001_003F		
		dm_agent	Avalon Memory Mapped Slave		[clk]	0x0000_0000	0x0000_7FFF		
<input checked="" type="checkbox"/>		onchip_memory2_0	On-Chip Memory (RAM or ROM) Intel ...						
		clk1	Clock Input		clk_0				
		s1	Avalon Memory Mapped Slave		[clk1]	0x0000_0000	0x0000_7FFF		
		reset1	Reset Input		[clk1]				
<input checked="" type="checkbox"/>		jtag_uart_0	JTAG UART Intel FPGA IP						
		clk	Clock Input		clk_0				
		reset	Reset Input		[clk]				
		avalon_jtag_slave	Avalon Memory Mapped Slave		[clk]	0x0000_0000	0x0000_0007		
		irq	Interrupt Sender		[clk]				
<input checked="" type="checkbox"/>		sysid_qsys_0	System ID Peripheral Intel FPGA IP						
		clk	Clock Input		clk_0				
		reset	Reset Input		[clk]				
		control_slave	Avalon Memory Mapped Slave		[clk]	0x0000_0000	0x0000_0007		


20. Let's assign a base address. From the menu, select System->Assign Base Address. This will remove a number of errors from the message box.




21. Finally, let's set the reset and exception vector addresses. Double-click on the intel_niosv_m_0 to open the configuration page.
 22. In the Vectors section, change the Reset Agent to onchip_memory2_0.s1




23. Click on Generate HDL...
 24. A dialog appears, keep the defaults and click the Generate button.
 25. A dialog will appear asking you to save the design, click Save.
 26. Give the name as NIOSV.qsys and click Save.
 27. Once the save has been completed, click Close.
 28. The generate process kicks off. The processes should succeed with warnings, click Close.




29. Click Finish to close the design.
30. Quartus then reminds you to add the new design to the project. Click Ok.
31. In the Project Navigator, click on the drop-down and select Files.
32. Right-Click on Files and select Add/Remove Files in Project.



33. A Settings – NIOSVCPU page appears with Files on the left highlighted. Click the three dots, browse button for File name, and navigate to \NIOSV_Example\NIOSV\synthesis folder.
34. Click on NIOSV.qip file and click open



35. Click OK to close the Settings - NIOSVCPU page. The qip file is added to the Project navigator list. Underneath are all the Verilog files that were generated by Platform Builder.



36. Save the project.
37. In the project navigator, right click on NIOSV.qip and select “Set as Top-Level Entity”.
38. In the Task pane on the left, double-click on Fitter (Place & Route) to start the task. The analysis will take some time, and it should succeed in the end. This step helps to diagnose any errors and finds the Node Names for the pin assignments in the next step.
39. Once the process completes, the pin assignments need to be set. From the menu select



Assignments->Pin Planner or click on the icon from the toolbar. The analysis that was just run populated the Node Name list at the bottom of the Pin Planner dialog.

Node Name	Direction	Location	I/O Bank	VREF Group	Fitter Location	I/O Standard	Re
altera_reserved_tck	Input				PIN_18	2.5 V (default)	
altera_reserved_tdi	Input				PIN_19	2.5 V (default)	
altera_reserved_tdo	Output				PIN_20	2.5 V (default)	
altera_reserved_tms	Input				PIN_16	2.5 V (default)	
clk_50MHz	Input				PIN_28	2.5 V (default)	
SW1	Input				PIN_29	2.5 V (default)	
<<new node>>							

40. Using the board schematic, locate the pins for the SW1 and the 50Mhz clock. Set the Location values for both node names. For the MAX 10 – 10M08 Evaluation Board, these values are as follows:

Node Name	Location
SW1	PIN_121
Clk_50MHz:	PIN_27
altera_reserved_tck	PIN_18
altera_reserved_tdi	PIN_19
altera_reserved_tdo	PIN_20
altera_reserved_tms	PIN_16

41. Set the I/O Standard to 3.3V-LVTTTL for both pins. You can see from the schematic that all of the I/O are tied to 3.3V.

Node Name	Direction	Location	I/O Bank	VREF Group	Fitter Location	I/O Standard	Reser
altera_reserved_tck	Input	PIN_18	1B	B1_NO	PIN_18	2.5 V (default)	
altera_reserved_tdi	Input	PIN_19	1B	B1_NO	PIN_19	2.5 V (default)	
altera_reserved_tdo	Output	PIN_20	1B	B1_NO	PIN_20	2.5 V (default)	
altera_reserved_tms	Input	PIN_16	1B	B1_NO	PIN_16	2.5 V (default)	
clk_50MHz	Input	PIN_27	2	B2_NO	PIN_28	3.3-V LVTTTL	
SW1	Input	PIN_121	8	B8_NO	PIN_29	3.3-V LVTTTL	
<<new node>>							

42. Close the Pin Planner when finished.
43. Save the project.

1.1.3 Add Design Constraints File

1. From the menu in Quartus, select File->New-> Synopsys Design Constrains File
2. Click Ok
3. Add the following:

```
#50MHz clock 1/50 = 0.02 or 20ns
```

```
#1/50000000 = 20e-9 20ns
```

```
#create_clock -period "50Mhz" -name clk_50MHz clk_clk
```

```
create_clock -period 20.000 -name clk_50MHz clk_clk
```

```
derive_clock_uncertainty
```

```
set_false_path -from [get_ports reset_reset_n]
```

```
set_false_path -from [get_ports altera_reserved*]
```

```
set_false_path -from * -to [get_ports altera_reserved_tdo]
```


4. Save the file as NIOSVCPU.sdc

1.1.4 For MAX 10, set configuration scheme

Set the configuration for the device.

1. From the Quartus menu, select Assignments->Device
2. Click on the "Device and Pin Options..." button.

3. Set the internal configuration mode to “Single uncompressed image with Memory initialization (256Kbits UFM)”



4. Click OK
5. Click OK

1.1.5 Compile the Project

Note: A best practice at this point would be to make a backup of the project folder. Quartus can crash unexpectedly.

1. Finally, compile the design. In the Task pane, right-click on Compile and Design and select

Start from the context menu, or you can click on the  symbol in the toolbar. The compile should complete successfully.

Flow Summary	
<<Filter>>	
Flow Status	Successful - Mon Aug 18 13:23:34 2025
Quartus Prime Version	24.1std.0 Build 1077 03/04/2025 SC Lite Edition
Revision Name	NIOSVCPU
Top-level Entity Name	NIOSV
Family	MAX 10
Device	10M08SAE144C8GES
Timing Models	Preliminary
Total logic elements	5,423 / 8,064 (67 %)
Total registers	2909
Total pins	2 / 101 (2 %)
Total virtual pins	0
Total memory bits	260,736 / 387,072 (67 %)
Embedded Multiplier 9-bit elements	0 / 48 (0 %)
Total PLLs	0 / 1 (0 %)
UFM blocks	0 / 1 (0 %)
ADC blocks	0 / 1 (0 %)

1.2 Part 2: Nios V Shell Create BSP and Cmake Application

For Nios II, the next step would be to open Eclipse and create the software project with the .sopcinfo file, which also creates the BSP. The Nios V application development process is not as integrated as the more mature Nios II. There are a few more manual steps before we get to the IDE environment. The good news is that Nios V and RiscFree IDE do not require WSL if you are running on Windows. Only Cmake is required. This section will create the BSP and basic application project, and the following section will be used to create the application in RiscFree IDE.

1. From the Start menu, open the Nios V Command Shell.

2. A command window appears. Change directory to `C:\altera_lite\25.1std\niosv\bin>` if the window doesn't open to the folder.
3. Enter `DIR` and hit enter. You will see a number of applications available.

```
[niosv-shell] C:\Users\SEAN_\AppData\Local\quartus> cd \altera_lite\25.1std\niosv\bin

[niosv-shell] C:\altera_lite\25.1std\niosv\bin> dir
Volume in drive C is OS
Volume Serial Number is 8407-76ED


Directory of C:\altera_lite\25.1std\niosv\bin

12/15/2025 06:08 PM <DIR>          .
12/15/2025 06:08 PM <DIR>          ..
10/22/2025 05:16 PM             248,832 elf2flash.exe
10/22/2025 05:16 PM             91,867  elf2flash.jar
10/22/2025 05:16 PM             248,832 elf2hex.exe
10/22/2025 05:16 PM              71,571 elf2hex.jar
10/22/2025 06:25 PM             249,344 niosv-app.exe
10/22/2025 06:25 PM             249,344 niosv-bsp-editor.exe
10/22/2025 06:24 PM             249,344 niosv-bsp.exe
12/15/2025 06:08 PM <DIR>          niosv-download-files
10/22/2025 06:29 PM             218,112 niosv-download.exe
12/15/2025 06:08 PM <DIR>          niosv-shell-files
10/22/2025 06:29 PM             218,112 niosv-shell.exe
12/15/2025 06:08 PM <DIR>          niosv-stack-report-files
10/22/2025 06:29 PM             218,112 niosv-stack-report.exe


          10 File(s)          2,063,470 bytes
           5 Dir(s)  1,392,243,388,416 bytes free

[niosv-shell] C:\altera_lite\25.1std\niosv\bin>
```


4. Run `niosv-bsp-editor.exe`
5. The BSP Editor opens up.
6. From the menu, select File-New BSP...
7. Click on the button with 3 dots for "SOPC Information File name:"
8. Open the `NIOSVCPU.sopcinfo`. As the file opens, the file information is read and fills the rest of the dialog.




9. Uncheck the Use default locations and change the BSP target directory from hal_bsp to bsp. The BSP will be created in a software\bsp subfolder under the \NIOSV_EXAMPLE project.




10. Just like Nios II, the BSP editor provides all the configurable items available in the BSP. Click OK.



11. Under Settings root, uncheck “enable_c_plus_plus”



12. Under Common, check enable_reduced_device_drivers



13. Click the Generate button.
14. Once the BSP has been generated, click on Exit to close the BSP Editor.
15. Open File Explorer, and navigate to \NIOSV_Example\software folder. You will see what BSP files were generated.

Name	Date modified	Type	Size
drivers	11/15/2023 7:46 PM	File folder	
HAL	11/15/2023 7:46 PM	File folder	
alt_sys_init.c	11/15/2023 7:46 PM	C Source	4 KB
CMakeLists.txt	11/15/2023 7:46 PM	Text Document	6 KB
linker.h	11/15/2023 7:46 PM	C/C++ Header	3 KB
linker.x	11/15/2023 7:46 PM	X File	13 KB
memory.gdb	11/15/2023 7:46 PM	GDB File	3 KB
settings.bsp	11/15/2023 7:46 PM	BSP File	41 KB
summary.html	11/15/2023 7:46 PM	Microsoft Edge H...	47 KB
system.h	11/15/2023 7:46 PM	C/C++ Header	12 KB
toolchain.cmake	11/15/2023 7:46 PM	CMAKE File	2 KB

16. Under \NIOSV_Example\software folder, create a subfolder called “app.”
17. Create a text file called main.c in the \NIOSV_Example\software\app folder.

Name	Date modified	Type
main.c	8/17/2025 8:29 PM	C Source

18. In the Nios V command shell, change directory to the \NIOSV_Example\software\app folder.
19. Run the following command:

```
niosv-app -b=../bsp -a=. -s=main.c
```

20. A CmakeList.txt file gets generated, open the text file in an editor.

```
cmake_minimum_required(VERSION 3.14)
```

```
add_subdirectory(..\bsp bsp)
```

```
include(..\bsp/toolchain.cmake)
```

```

project(app)

enable_language(ASM)
enable_language(C)
enable_language(CXX)

add_executable(app.elf)

target_sources(app.elf
PRIVATE
main.c
)

target_include_directories(app.elf
PRIVATE
PUBLIC
)

target_link_libraries(app.elf
PRIVATE
-T "${BspLinkerScript}" -nostdlib
"${ExtraArchiveLibraries}"
-Wl,--start-group "${BspLibraryName}" -lc -lstdc++ -lgcc -lm -Wl,--end-group
)

# Create objdump from ELF.
set(objdump app.elf.objdump)
add_custom_command(
OUTPUT "${objdump}"
DEPENDS app.elf
COMMAND "${ToolchainObjdump}" "${ToolchainObjdumpFlags}" app.elf >
"${objdump}"
COMMENT "Creating ${objdump}."
VERBATIM
)
add_custom_target(create-objdump ALL DEPENDS "${objdump}")

# Report space free for stack + heap. Note that the file below is never created
# so the report is always output on build.
set(stack_report_file app.elf.stack_report)
add_custom_command(
OUTPUT "${stack_report_file}"
DEPENDS app.elf
COMMAND niosv-stack-report -p "${ToolchainPrefix}" app.elf
COMMENT "Reporting memory available for stack + heap in app.elf."
VERBATIM
)
add_custom_target(niosv-stack-report ALL DEPENDS "${stack_report_file}")

# Generate HEX file(s) from app.elf using elf2hex tool.
# Note : If ECC Full is enabled, width of 39 is set for NiosV TCM. Otherwise, 32.
add_custom_command(
OUTPUT "onchip_memory2_0.hex"

```

```

DEPENDS app.elf
COMMAND elf2hex app.elf -o onchip_memory2_0.hex -b 0x00010000 -w 32 -e
0x00017CFF -r 4
COMMENT "Creating onchip_memory2_0.hex."
VERBATIM
)
add_custom_target(create-hex ALL DEPENDS "onchip_memory2_0.hex")

```

1.3 Part 3: Write the helloapp Application in RiscFree IDE for Intel FPGAs


Now, we are ready to write the applications in the RiscFree IDE.

1. Open niosv-shell if not already open.
2. Type the following and hit enter to start RiscFree IDE:


riscfree.exe

Warning: The reason to open RiscFree.exe via niosv-shell is to take advantage of the niosv shell path settings so the build tools can run the HEX generation conversions. If RiscFree.exe is run outside the niosv-shell environment, the application will be built, but fail on the HEX conversion.


3. Keep the default work space and click Launch.
4. Click on Create Project or from the menu select File->"Import Nios V CMake project..."



5. In the import dialog, click on browser and open the app folder location. The project name will automatically fill with the folder name.



- You can change the name if you wish. For this example, the project name will be helloapp



- Click Finish.
- Open the main.c and fill in the following code:

```
#include "sys/alt_stdio.h"
```

```
int main(){
```

```
    alt_putstr("Hello from Nios V!\n");  
    alt_putstr("Programming for RISC V is fun!\n");
```


```
    int x = 5;  
    int y = 10;  
    int z = x * y;
```

```
    //Never exit the program  
    while(1);
```

```
return 0;
```

```
}
```

- Near the bottom right, set the console output to CDT Build Console [app].



- Right-click on app project and select Build Project from the context menu. The build should complete successfully with a app.elf file being created.

```
Problems Tasks Console X Properties Search
CDT Global Build Console
[ 97%] Creating app.elf.objdump.
[ 98%] Reporting memory available for stack + heap in app.elf.
[100%] Creating onchip_memory2_0.hex.
TBBmalloc: skip allocation functions replacement in ucrtbase.dll: unknown prologue for function _msize
[100%] Built target create-objdump
app.elf
* 26.49 KB - Program size (code + initialized data).
* 3020 B - Free for stack + heap.
[100%] Built target create-hex
[100%] Built target niosv-stack-report

19:21:27 Build Finished. 0 errors, 1 warnings. (took 14s.5ms)
```

Notice that the program size is 26.49 KB and free space for the stack and heap is only 3020 Bytes. For NiosII, a similar program was only 732 bytes in size so there is a big increase in memory required.

Warning: If you open RiscFree IDE independently of the niosv-shell, an error will appear at the end of the build. The elf file was built, but the paths to run the stack report and create HEX files were invalid. You can always run the niosv-stack-report.exe and elf2hex.exe separately.

```
Problems Tasks Console X Properties Search
CDT Global Build Console
[ 98%] Creating app.elf.objdump.
[100%] Reporting memory available for stack + heap in app.elf.
process_begin: CreateProcess(NULL, niosv-stack-report -p riscv32-unknown-elf- app.elf, ...) failed.
make (e=2): The system cannot find the file specified.
make[2]: *** [CMakeFiles/niosv-stack-report.dir/build.make:73: app.elf.stack_report] Error 2
make[1]: *** [CMakeFiles/Makefile2:177: CMakeFiles/niosv-stack-report.dir/all] Error 2
make[1]: *** Waiting for unfinished jobs....
[100%] Built target create-objdump
make: *** [Makefile:91: all] Error 2
"C:/intelFPGA_lite/24.1std/riscfree/build_tools/bin/make.exe -j all" terminated with exit code 2. Build might be incomplete.

14:01:01 Build Failed. 4 errors, 1 warnings. (took 13s.246ms)
```

1.4 Part 4: Test the Design and the Application

With the design and application compiled, we can now test the design and application on the board.

1.4.1 Program the Board

We will go back to Quartus and program the board with the design.

1. Connect the board and the programming cable together per the cable instructions.


Note: The MAX 10 – 10M08 Evaluation Kit doesn't come with a programming cable or built-in JTAG USB Blaster II. You will have to use either the USB Blaster II or EthernetBlaster II external cables. The EthernetBlaster II was used. DHCP setup was not working, so a direct Ethernet cable connection was made between a PC and the EthernetBlaster II. Set the static IP for the PC network card to 198.162.0.1. Access the EthernetBlaster II via a browser and then change the IP to a static IP that matches the network. The new IP address was used as the Server name. Your experience might be different.

2. Power on the board and the programming cable box.
3. In Quartus Prime, from the Task pane, right-click on Program Device (Open Programmer)




and select Open from the context menu or click on the icon on the toolbar.


4. The Programmer dialog appears, click on the "Hardware Setup" button.
5. Click the Add hardware button, select the Hardware type, and fill in any remaining information, and click OK.



6. The tool allows you to connect to a number of programming cables. We need to select the one for our board. In the "Currently selected hardware", click the drop-down, select the hardware cable for the board, and click Close when finished



- An NIOSVCPUEXample2.sof file gets created during the Compile Design flow. The file is automatically filled in. There is only one FPGA on the board and in the JTAG chain so the file already has the Program/Configure checkbox checked. Click the Start button to program the board. The process takes a few seconds and shows that the task was completed successfully.




Notice that there is no time constraint dialog box popping up. The Nios V is free and doesn't require a paid license.


1.4.2 Debug the Application

Now, we go back to the RiscFree IDE to download and debug the applicaiton

1. With the JTAG cable connected, in RiscFree IDE, right click on the helloapp in Project Explorer.
2. Select Debug AS->Debug Configurations...
3. Click on Ashling RISC-V hardware Debugging
4. In the Main tab, you should see the project pointing to the Project and the app.elf file.




5. Click on Debugger tab.
6. Set the Debug probe to the debug probe connected to the board.
7. Set the JTAG frequency to 16 MHz
8. Click on the "Auto-detect Scan Chain". The Devcie/TAP selection should be filed in with the 10M08 FPGA and the Core selection should be the Nios V.



9. Click Apply


Copyright © 2025 Annabooks, LLC. All rights reserved
 Intel is a registered trademarks of Intel Corporation
 Quartus, Nios II, Nios V, and MAX 10 are registered trademarks of Altera
 All other copyrighted, registered, and trademarked material remains the property of the respective owners.

10. Click Debug. The application will download and stop at the first line in Main().




11. Open NIOSV-Shell


12. Run the following command to start the terminal application: `juart-terminal`



13. In RiscFree IDE, step through the code. You will see the messages sent to the juart-terminal.



14. Like any debugger, as you continue to step through the code you can see the variables changes, as well as other processor registers and memory.



15. Stop debugging when finished.

1.5 Nios V Applications are Bigger, a New Platform Moving Forward

As called out in the application build results, the Nios V applications are bigger, which is too big for the MAX10 10M08 FPGA. If there was external RAM memory available, then the program would fit easily. Intel® MAX® 10-10M08 Evaluation Kit has been a fun cheap board to work with, but the platform is not the best to continue with Nios V examples. Future articles and other publications will be using the MAX10 10M50 board with RAM and ROM.

1.6 Summary: A Change in the Process

The article covered the basic steps to create a FPGA design for the Nios V and then create and debug an application using the Ashling RiscFree™ IDE. Since Nios V is free there is no limitation like teathering or timeout like there is with the Nios II. The development process to write Nios V applications is very different than the Nios II, but in a couple articles, we will see how VS Code simplifies the process.

1.7 References

The following references were used for this article:

RiscFree IDE Documentation:

<https://www.intel.com/content/www/us/en/docs/programmable/730783/24-2/about-the-ide.html>

Video: [Debugging the Nios® V Processor Using the RiscFree* IDE for Intel® FPGAs](#)

Video: [Build A Soft Core CPU - Part Three - NIOS II in Intel FPGA](#)